

PWM Power Controller IC


Description

The LD6083B (analog U6083B) is a PWM IC in bipolar technology for the control of an N-channel power MOSFET used as a high side switch. The IC is ideal for use in the brightness control (dimming) of lamps e.g., in dashboard applications.

Features

- Pulse-width modulation up to 2 kHz clock frequency
- Protection against short circuit, load dump, overvoltage and reverse Vs
- Duty cycle 18 to 100% continuously
- Internally reduced pulse slope of lamp's voltage
- Charge pump noise suppressed
- Ground wire breakage protection
- Interference and damage protection according to VDE 0839 and ISO/TR 7637/1

Block Diagram



Package	Remarks
SOP8	Tubed, Reeled, Pb-free
DIP8	Tubed, Pb-free





Figure 1. Block diagram with external circuit

DANDONG HUAAO ELECTRONICS CO., LTD.



Pin Description



Pin	Symbol	Function
1	Vs	Supply voltage VS
2	GND	IC ground
3	VI	Control input (duty cycle)
4	Osc	Oscillator
5	Delay	Short circuit protection delay
6	Sense	Current sensing
7	2Vs	Voltage double
8	Output	Output

Functional Description

Pin 1, Supply Voltage, VS or VBatt

Overvoltage Detection

Stage 1: If overvoltage $V_{Batt} > 20$ V (typ.) occur, the external transistor is switched off and switched on again at $V_{Batt} < 18.5$ V (hysteresis).

Stage 2: If $V_{Batt} > 28.5 V$ (typ), the voltage limitation of the IC is reduced from $V_S = 26 V$ to 20 V. The gate of the external transistor remains at the potential of the IC ground, thus producing voltage sharing between FET and lamps in the event of overvoltage pulses occuring (e.g., load dump).

The short-circuit protection is not in operation. At VBatt approx. < 23 V, the overvoltage detection stage 2

is switched off. Thus during overvoltage detection stage 2 the lamp voltage VLamp is calculated to :

 $V_{Lamp} = V_{Batt} - V_S - V_{GS}$

 V_S = Supply voltage of the IC at overvoltage detection stage 2

VGS = Gate – source voltage of the FET

Undervoltage Detection

In the event of voltages of approximately $V_{Batt} < 5.0$ V, the external FET is switched off and the latch for short circuit detection is reset.

A hysteresis ensures that the FET is switched on again at approximately $V_{Batt} \ge 5.4$ V.

DANDONG HUAAO ELECTRONICS CO., LTD.



Pin 2, GND

Ground-Wire Breakage

To protect the FET in the case of ground-wire breakage, a $1M\Omega$ resistor between gate and source it is recommended to provide proper switch-off conditions.

Pin 3, Control Input

The pulse width is controlled by means of an external potentiometer ($47k\Omega$). The characteristic (angle of rotation/duty cycle) is linear. The duty cycle can be varied from 18 to 100%. It is possible to further restrict the duty cycle with the resistors R1 and R2 (see figure 3).

In order to reduce the power dissipation of the FET and to increase the lifetime of the lamps, the IC automatically reduces the maximum duty cycle at Pin 8 if the supply voltage exceeds V2 = 13 V. Pin 3 is protected against short-circuit to V_{Batt} and ground (V_{Batt} ≤ 16.5 V).

Pin 4, Oscillator

The oscillator determines the frequency of the output voltage. This is defined by an external capacitor, C_2 . It is charged with a constant current, I, until the upper switching threshold is reached. A second current source is then activated which taps a double current, $2 \times I$, from the charging current. The capacitor, C_2 , is thus discharged at the current, I, until the lower switching threshold is reached. The second source is then switched off again and the procedure starts once more.

Example for Oscillator Frequency Calculation:

Switching thresholds V_{T100} = High switching threshold (100% duty cycle) $V_{T100} = V_S \times \alpha_1 = (V_{Batt} - I_S \times R_3) \times \alpha_1$ $V_{T<100}$ = High switching threshold (< 100% duty cycle) $V_{T<100} = V_S \times \alpha_2 = (V_{Batt} - I_S \times R_3) \times \alpha_2$ V_{TL} = Low switching threshold $V_{TL} = V_S \times \alpha_3 = (V_{Batt} - I_S \times R_3) \times \alpha_3$ whereas

 α_{1}, α_{2} and α_{3} are fixed constant.

Calculation Example

The above mentioned threshold voltages are calculated for the following values given in the data sheet.

 $V_{Batt} = 12 V, I_{S} = 4 mA, R_{3} = 150 \Omega, \alpha_{1} = 0.7, \alpha_{2} = 0.67 and \alpha_{3} = 0.28.$

 $V_{T100} = (12 \text{ V} - 4 \text{ mA} \times 150 \Omega) \times 0.7 \approx 8 \text{ V}$

DANDONG HUAAO ELECTRONICS CO., LTD.



 $V_{T<100} = 11.4 \text{ V} \times 0.67 = 7.6 \text{ V}$ $V_{TL} = 11.4 \text{ V} \times 0.28 = 3.2 \text{ V}$

Oscillator Frequency

3 cases have to be distinguished

1) f 1 for duty cycle = 100%, no slope reduction with capacitor C4 (see figure 3)

$$f_1 = \frac{I_{osc}}{2 \times (V_{T100} - V_{TL}) \times C_2} , \text{ whereas } C_2 = 68 \text{ nF}, I_{osc} = 45 \text{ } \mu\text{A}, f_1 = \dots = 75 \text{ Hz}$$

2) f 2 for duty cycle < 100%, no slope reduction with capacitor C4

For a duty cycle of less than 100%, the oscillator frequency, f, is as follows:

$$f_2 = \frac{I_{osc}}{2 \times (V_{T < 100} - V_{TL}) \times C_2} , \text{ whereas } C_2 = 68 \text{ nF}, I_{osc} = 45 \text{ } \mu\text{A}, f_2 = \dots = 69 \text{ Hz}$$

3) f 3 with duty cycle < 100% with slope reduction capacitor C4 (see page 3 "Output Slope Control")

$$f_{3} = \frac{I_{osc}}{2 \times (V_{T<100} - V_{TL}) \times C_{2} + 2V_{Batt} \times C_{4}}$$

whereas C₂= 68 nF, C₄ = 1.8 nF, I_{osc} = 45 μ A, f₃ = ... = 70 Hz

By selecting different values of C_2 and C_4 , it is possible to have a range of oscillator frequency, f, from 10 to 2000 Hz as shown in the data sheet.

Output Slope Control

The slope of the lamp voltage is internally limited to reduce radio interference, by limitation of the voltage gain of the PWM comparator.

Thus the voltage rise on the lamp is proportional to the oscillator voltage increase at the switchover time according to the equation.

$$dV_8/dt = \alpha \ 4 \times dV_4/dt = 2 \ \times \alpha \ 4 \times f \ \times (\alpha \ 2 - \alpha \ 3) \ \times (V_{Batt} - I_S \times R_3)$$

when f = 75 Hz, $V_{TX} = V_T < 100$ and $\alpha 4 = 63$

we obtain

 $dV_8/dt = 2 \times 63 \times 75 \text{ Hz} \times (0.67-0.28) \times (12 \text{ V}-4 \text{ mA} \times 15\Omega) = 42 \text{ V/ms}$

Via an external capacitor, C4, the slope can be further reduced as follows:

$$dV_8/dt = I_{OSC} / (C_4 + C_2/\alpha 4)$$

when $I_{OSC} = 45 \ \mu A$, $C_4 = 1.8 \ nF$, $C_2 = 68 \ nF$ and $\alpha \ 4 = 63$

then $dV_8/dt = 45 \ \mu A/(1.8 \ nF + 68 \ nF/63) = 15.6 \ V/ms$

To damp oscillation tendencies, a resistance of 100 Ω in series with capacitance C4 is recommended.

DANDONG HUAAO ELECTRONICS CO., LTD.





Interference Suppression

"On board" radio reception according to VDE 0879 part 3/4.81

Test conditions refering to figure 2.

Application circuit according to figure 1 or 3.

Load: nine 4-W lamps in parallel.

Duty cycle = 18%, V_{Batt} = 12 V, f OSC= 100 Hz




Figure 2. Voltage spectrum of on-board radio reception

Pins 5 and 6, Short-Circuit Protection and Current Sensing,

1. Short-Circuit Detection and Time Delay, td

The lamp current is monitored by means of an external shunt resistor. If the lamp current exceeds the threshold for the short-circuit detection circuit ($V_{T2} \approx 90 \text{mV}$), the duty cycle is switched over to 100% and the capacitor C₅ is charged by a current source of I_{ch} — I_{dis}. The external FET is switched off after the cut-off threshold (V_{T5}) is reached. Renewed switching on of the FET is possible only after a power-on reset. The current source, I_{dis}, ensures that the capacitor C₅ is not charged by parasitic currents.

DANDONG HUAAO ELECTRONICS CO., LTD.



Time delay, td, is as follows: td = C5 ×VT5/ (I_{ch} – I_{dis}) With C5 = 100 nF and VT5 = 10.4 V, I_{ch} =13 μ A, I_{dis} = 3 μ A, we have: td = 100 nF ×10.4 V/ (13 μ A – 3 μ A), td = 104 ms

2. Current Limitation:

The lamp current is limited by a control amplifier to protect the external power transistor. The voltage drop across an external shunt resistor acts as the measured variable. Current limitation takes place for a voltage drop of $V_{T1} \approx 100 \text{ mV}$. Owing to the difference $V_{T1} - V_{T2} \approx 10 \text{mV}$, it is ensured that current limitation occurs only when the short-circuit detection circuit has responded.

After a power-on reset, the output is inactive for half an oscillator cycle. During this time, the supply voltage capacitor can be charged so that current limitation is guaranteed in the event of a short-circuit when the IC is switched on for the first time.

Pins 7 and 8, Charge Pump and Output,

Output, Pin 8, is suitable for controlling a power MOSFET. During the active integration phase, the supply current of the operational amplifier is mainly supplied by the capacitor C₃ (bootstrapping). In addition, a trickle charge is generated by an integrated oscillator (f7 \approx 400 kHz) and a voltage doubler circuit. This permits a gate voltage supply at a duty cycle of 100%

Absolute Maximum Ratings

Parameters	Symbol	Value	Unit
Junction temperature	Tj	150	°C
Ambient temperature range	T _{amb}	-40 to +100	°C
Storage temperature range	T _{stg}	-55 to +125	°C

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient	R _{thJA}	120	K/W

DANDONG HUAAO ELECTRONICS CO., LTD.



Electrical Characteristics

 $T_{amb} = -40$ to $+110^{\circ}$ C, $V_{Batt} = 9$ to 16.5 V, (basic function is guaranteed between 6.0 V to 9.0 V) reference point ground, unless otherwise specified (see figure 1). All other values refer to Pin GND (Pin 2).

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Current consumption	Pin 1	Is			7.9	mA
Supply voltage	Overvoltage detection, stage 1	VBatt			25	V
Stabilized voltage	$I_S = 10 \text{ mA}$ Pin 1	Vs	24.5		27.5	V
Battery undervoltage detection	– on – off	V _{Batt}	4.4 4.8	5.0 5.4	5.6 6.0	v
Battery overvoltage de	etection	1				
Stage 1:	– on – off	V _{Batt}	18.3 16.7	20.0 18.5	21.7 20.3	V
Stage 2: Detection stage 2	- on - off	V _{Batt}	25.5 19.5	28.5 23.0	32.5 26.5	V
Stabilized voltage	$I_S = 30 \text{ mA}$ Pin 1	Vs	18.5	20.0	21.5	V
Short-circuit protection	Pin 6					
Short-circuit current limitation	$v_{T1} = v_S - v_6$	V _{T1}	85	100	120	mV
	$v_{T2} = v_S - v_6$	V _{T2}	75	90	105	
Short-circuit detection		V _{T1} - V _{T2}	3	10	30	mV
Delay timer short circ	uit detection, V _{Batt} =12V	Pin 5				
Switched off threshold	$V_{T5} = V_S - V_5$	V _{T5}	10.2	10.4	10.6	V
Charge current		Ich		13		μΑ
Discharge current		Idis		3		μΑ
Capacitance current	$I_5 = I_{ch} - I_{dis}$	I5	5	10	15	mA
Voltage doubler	Pin 7	1		1	1	1
Voltage	Duty cycle 100%	V7	2Vs			
Oscillator frequency		f7	280	400	520	kHz
Internal voltage	$I_7 = 5 \text{ mA}$		26	27.5	30.0	v
limitation	(whichever is lower)	V7	Vs +14	Vs +15	Vs +16	

DANDONG HUAAO ELECTRONICS CO., LTD.



Electrical Characteristics (continue)

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Edge steepness	$\frac{dV_8/dt}{dV_8/dt_{max}} = \alpha_4 \frac{dV_4}{dt}$	α4	53	63	72 130	V/ms
Gate output	Pin8					
	Low level		0.35	0.70	0.95	
Voltage	$V_{Batt} = 16.5 V$ $T_{amb} = 110 °C$, $R_3 = 150 Ω$	V8			1.5 *)	V
	High level, duty cycle 100%			V7		
Comment	$V_8 = Low level$	- 18	1.0			mA
Current	V8 = High level, I7 > I8		- 1.0			
Duty cycle	Min: $C_2 = 68 \text{ nF}$ Max: $V_{Batt} \leq 12.4 \text{ V}$ $V_{Batt} = 16.5 \text{ V}, C_2 = 68 \text{ nF}$	tp/T	15 100 65	18 73	21 81	%
Oscillator	() Datt 10.0 (, C2) 00 III					
Frequency	Pin4	f	10		2000	Hz
Threshold cycle Upper	$V_8 = High,$ $\alpha_1 = V_{T100} / V_S$	α1	0.68	0.7	0.72	
	$V_8 =$ Low, $\alpha_2 = V_{T < 100} / V_S$	α2	0.65	0.67	0.69	
Lower	$\alpha_3 = V_{TL} / V_S$	α3	0.26	0.28	0.30	
Oscillator current	$V_{Batt} = 12 V$	±Iosc	34	45	54	μΑ
Frequency	C4 open, C ₂ = 68 nF duty cycle = 50%	f	56	75	90	Hz

*) Reference point is battery ground

DANDONG HUAAO ELECTRONICS CO., LTD.

.



QJ/DHA 01.12-2011

LD6083B

Application




Figure 3. Application Circuitry

DANDONG HUAAO ELECTRONICS CO., LTD.




Package Information

DIP8

SOP8

Dimensions in mm

Dimensions in mm



DANDONG HUAAO ELECTRONICS CO., LTD.